Principal Post-Silicon System Validation Engineer
Коротко
Defines and executes system-level validation strategies for Power Management Devices, covering silicon debug, characterization, and automation from first
Описание от работодателя
Principal Post-Silicon System Validation Engineer
Position Summary
The Principal Post-Silicon System Validation Engineer is responsible for defining and executing system-level validation strategies for Power Management Devices (PMD), ensuring robust product performance and quality from first silicon through production release. This individual contributor role requires deep expertise in semiconductor validation, power electronics, automation, characterization, and silicon debug.
#LI-VS1